Notice of References Cited Application/Control No. | Applicant(s)/Patent Under | Reexamination | HIROTSU ET AL. | Examiner | Art Unit | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,774,733 B2	08-2004	Arima, Yutaka	331/57
	В	US-6,911,701 B2	06-2005	Arima, Yutaka	257/368
	U	US-2003/0006438 A1	01-2003	Arima, Yutaka	257/288
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			·
	К	US-			
	L	US-			·
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP-11-251582	09-1999	Japan	Kawaura	H01L 29/78
	0	JP-2002-222944	08-2002	Japan	Arima	H01L 29/78
	Р					
	Q					
	R					
	Ø					
	Τ	·				

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	L. Chang et al., Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs. IEEE 2000, pp. 719-722.
	٧	K. Kim et al., Nanoscale CMOS Circuit Leakage Power Reduction by Double-Gate Device. IEEE 2004, pp. 102-107.
	W	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.